Ç¥ÁØÈ­ Âü¿©¾È³»

TTAÀÇ Ç¥ÁØÇöȲ

Ȩ > Ç¥ÁØÈ­ °³¿ä > TTAÀÇ Ç¥ÁØÇöȲ

Ç¥ÁعøÈ£ TTAK.KO-10.0460/R1 ±¸Ç¥ÁعøÈ£
Á¦°³Á¤ÀÏ 2013-10-10 ÃÑÆäÀÌÁö 15
ÇѱÛÇ¥ÁØ¸í ¸¶ÀÌÅ©·ÎÇÁ·Î¼¼¼­ÀÇ È®Àå ¸í·É¾î ÁýÇÕ ±¸Á¶
¿µ¹®Ç¥Áظí Extended Instruction Set Computer Architecture of Microprocessor
Çѱ۳»¿ë¿ä¾à º» Ç¥ÁØÀº ¸¶ÀÌÅ©·ÎÇÁ·Î¼¼¼­ÀÇ È®Àå ¸í·É¾î ÁýÇÕ(EISC, Extended Instruction Set Computer) ±¸Á¶¸¦ ±ÔÁ¤Çϸç, ·¹Áö½ºÅÍ ±¸Á¶¿Í ¸í·É¾îÀÇ È®Àå ¹æ¹ýÀ¸·Î ±¸¼ºµÇ¾î ÀÖ´Ù. ¸í·É¾îÀÇ È®Àå ¹æ¹ý¿¡¼­´Â ¿ÀÇÁ¼Â °ªÀÇ È®Àå, Áï½Ã(immediate)°ªÀÇ È®Àå, ºÐ±â(¡®Branch¡¯) ¸í·É¾îÀÇ È®Àå, ±âŸ ¸í·É¾îÀÇ È®ÀåÀ» ´Ù·é´Ù.
¿µ¹®³»¿ë¿ä¾à This standard specifies the Extended Instruction Set Computer (EISC) architecture of a microprocessor. It can extend its instructions to process some instructions those cannot be handled by the Reduced Instruction Set Computer (RISC) with fixed instruction length. This standard consists of register architecture and extension method of instructions.
±¹Á¦Ç¥ÁØ
°ü·ÃÆÄÀÏ TTAK.KO-10.0460R1.pdf TTAK.KO-10.0460R1.pdf            

ÀÌÀü
IMT-2000 3GPP - ¹«¼±¸Á Iur Á¢¼Ó±Ô°Ý RNSAP ½ÅÈ£ (R5)
´ÙÀ½
IMT-2000 3GPP - ¹«¼±¸Á Iur Á¢¼Ó±Ô°Ý Common Transport Channel µ¥ÀÌÅÍ Àü¼ÛÀ» À§ÇÑ »ç¿ëÀÚ Æò¸é ÇÁ·ÎÅäÄÝ (R6)