Ȩ > Ç¥ÁØÈ °³¿ä > TTAÀÇ Ç¥ÁØÇöȲ
Ç¥ÁعøÈ£ | TTAK.KO-09.0046 | ±¸Ç¥ÁعøÈ£ | |
---|---|---|---|
Á¦°³Á¤ÀÏ | 2008-12-19 | ÃÑÆäÀÌÁö | 36 |
ÇѱÛÇ¥Áظí | ¹ÝµµÃ¼ IP Ç¥ÁØ °è¾à¼ | ||
¿µ¹®Ç¥Áظí | Semiconductor IP Trading License Agreement | ||
Çѱ۳»¿ë¿ä¾à | IP °Å·¡ °è¾à¼ Ç¥ÁØÀ» Á¦Á¤ÇÔÀ¸·Î½á °Å·¡ ´ç»çÀÚµéÀÌ ½Å¼ÓÇÏ°íµµ °£ÆíÇÏ°Ô °Å·¡¸¦ ÇϱâÀ§ÇÑ °Å·¡°è¾à¼ ³»¿ëÀ» ´ã°íÀÖ´Ù. | ||
¿µ¹®³»¿ë¿ä¾à | Recently, SoC engineers use Verilog-HDL(Hardware Desciption Language) and VHDL for design language of SoC(System on Chip) and Semiconductor IP(Intellectual Property). For establishment this Guidelines, it is designed to assist developer's readability and transaction of SoC and Semiconductor IP. | ||
±¹Á¦Ç¥ÁØ | |||
°ü·ÃÆÄÀÏ | TTAK.KO-09.0046.zip |