Ȩ > Ç¥ÁØÈ °³¿ä > TTAÀÇ Ç¥ÁØÇöȲ
Ç¥ÁعøÈ£ | TTAK.KO-09.0047/R1 | ±¸Ç¥ÁعøÈ£ | |||||||||
---|---|---|---|---|---|---|---|---|---|---|---|
Á¦°³Á¤ÀÏ | 2009-12-22 | ÃÑÆäÀÌÁö | 24 | ||||||||
ÇѱÛÇ¥Áظí | ¹ÝµµÃ¼ HDL ÄÚµù Áöħ | ||||||||||
¿µ¹®Ç¥Áظí | Semiconductor HDL Coding Guidelines | ||||||||||
Çѱ۳»¿ë¿ä¾à | º» Áöħ¼´Â Verilog-HDL°ú VHDL µÎ ¾ð¾îÀÇ ÄÚµù ¹æ¹ý·ÐÀ¸·Î ±¸¼ºµÇ¾î ÀÖÀ¸¸ç, °¢ ¾ð¾î´Â File Header, Coding for Readability, Coding for Portability, Guidelines for Clocks and Resets, Guidelines for Buses, Coding for Synthesis ÀÌ»ó 6°³ÀÇ ÀåÀ¸·Î ±¸¼ºµÇ¾î ÀÖ´Ù. | ||||||||||
¿µ¹®³»¿ë¿ä¾à | The HDL Conding Guidelines consist of Coding Guidelines of language of Verilog-HDL and VHDL. Each languages consist of 6 chapter of File Header, Coding for Readability, Coding for Portability, Guidelines for Clocks and Resets, Guidelines for Buses, Coding for Synthesis. | ||||||||||
±¹Á¦Ç¥ÁØ | |||||||||||
°ü·ÃÆÄÀÏ | TTAK.KO-09.0047R1.zip | ||||||||||
Ç¥ÁØÀÌ·Â |
|