Ç¥ÁØÈ­ Âü¿©¾È³»

TTAÀÇ Ç¥ÁØÇöȲ

Ȩ > Ç¥ÁØÈ­ °³¿ä > TTAÀÇ Ç¥ÁØÇöȲ

Ç¥ÁعøÈ£ TTAK.KO-09.0047/R2 ±¸Ç¥ÁعøÈ£
Á¦°³Á¤ÀÏ 2012-10-09 ÃÑÆäÀÌÁö 32
ÇѱÛÇ¥Áظí Çϵå¿þ¾î±â¼ú¾ð¾î ÄÚµù Áöħ
¿µ¹®Ç¥Áظí Hardware Description Language Coding Guidelines
Çѱ۳»¿ë¿ä¾à º» Ç¥ÁØÀº Verilog HDL°ú VHDLÀÇ µÎ HDL ¾ð¾î¿¡¼­ ÅëÀÏµÈ ÄÚµù ¹æ¹ýÀ» À§ÇÑ ÄÚµù ÁöħÀ¸·Î ±¸¼ºµÇ¾î ÀÖÀ¸¸ç, °¢ HDL ¾ð¾î¿¡¼­ Á¦½ÃÇÏ´Â ÄÚµù ÁöħÀº ÆÄÀÏÇì´õ, °¡µ¶¼º ÄÚµù, ÀÌÀü¿ëÀ̼ºÀ» À§ÇÑ ÄÚµù, Ŭ·Ï°ú ¸®¼ÂÀ» À§ÇÑ Áöħ, ¹ö½º Áöħ, ÇÕ¼º ÄÚµùÀÇ 6°³ ÀåÀ¸·Î ±¸¼ºµÇ¾î ÀÖ´Ù.
¿µ¹®³»¿ë¿ä¾à This standard consists of coding guidelines of Verilog HDL and VHDL for unified and well-organized coding methods. Verilog HDL and VHDL guidelines consist of 6 chapters of File Header, Coding for Readability, Coding for Portability, Guidelines for Clocks and Resets, Guidelines for Buses, and Coding for Synthesis.
±¹Á¦Ç¥ÁØ
°ü·ÃÆÄÀÏ TTAK_KO-09_0047R2.pdf TTAK_KO-09_0047R2.pdf            
Ç¥ÁØÀÌ·Â
±¸ºÐ ÀÏÀÚ Ç¥ÁعøÈ£ º¯°æ³»¿ª
°³Á¤ 2012-10-09 TTAK.KO-09.0047/R2 TTAK.KO-09.0047/R1À» º» Ç¥ÁØÀ¸·Î °³Á¤

ÀÌÀü
IMT-2000 3GPP - °í¼ÓÀÇ ¼ø¹æÇâ ÆÐŶ Á¢¼Ó¿¡ ´ëÇÑ ÀϹÝÀûÀÎ ¼³¸í - ´Ü°è 2 (R7)
´ÙÀ½
IMT-2000 3GPP - FDD ¿ª¹æÇâ Çâ»ó - ´Ü°è 2 (R8)