ÀÚ·á°Ë»ö-Ç¥ÁØ

Ȩ > ÀڷḶ´ç > ÀÚ·á°Ë»ö > Ç¥ÁØ

ÀÚ·á °Ë»ö°á°ú

°Ë»öÆäÀÌÁö·Î
Ç¥ÁØÁ¾·ù Á¤º¸Åë½Å´ÜüǥÁØ(TTAS)
Ç¥ÁعøÈ£ TTAK.OT-10.0288/R1 ±¸ Ç¥ÁعøÈ£
Á¦°³Á¤ÀÏ 2014-12-17 ÃÑ ÆäÀÌÁö 22
ÇÑ±Û Ç¥ÁØ¸í ½Ã½ºÅÛ ¼öÁØ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º ¸ðµ¨¸µ
¿µ¹® Ç¥Áظí System-Level Semiconductor IP Interface Modeling
ÇÑ±Û ³»¿ë¿ä¾à º» Ç¥ÁØÀº ½Ã½ºÅÛ ¼öÁØ¿¡¼­ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º¸¦ ±â¼úÇϱâ À§ÇÏ¿© ¼öÁØ CO, ¼öÁØ PO, ¼öÁØ SN, ¼öÁØ SI, ¼öÁØ IMÀÇ 5°¡Áö ±¸Ã¼µµ ¼öÁØÀ» Á¤ÀÇÇÏ¸ç °¢°¢ÀÇ ±¸Ã¼µµ ¼öÁØ¿¡ µû¶ó ±â¼úÇÏ¿©¾ß ÇÏ´Â µ¥ÀÌÅÍ È帧, ºí·Ï, Æ÷Æ®, ½ÅÈ£, ¸ðµ¨¸µ ÆÄÀÏ, ±â¼ú ¾ð¾î¸¦ ¸í½ÃÇÑ´Ù.
¿µ¹® ³»¿ë¿ä¾à This standard defines 5 levels of abstractions (level CO, level PO, level SN, level SI, and level IM) to describe semiconductor IP interfaces in system level. It also specifies data flows, blocks, ports, signals, modeling files, and description languages according to levels of abstraction.
°ü·Ã IPR È®¾à¼­ Á¢¼öµÈ IPR È®¾à¼­ ¾øÀ½
°ü·ÃÆÄÀÏ    TTAK.OT-10.0288_R1_[1].pdf TTAK.OT-10.0288_R1_[1].pdf
Ç¥ÁØÀÌ·Â
Ç¥Áظí Ç¥ÁعøÈ£ Á¦°³Á¤ÀÏ ±¸ºÐ À¯È¿
¿©ºÎ
IPR
È®¾à¼­
ÆÄÀÏ
½Ã½ºÅÛ ¼öÁØ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º ¸ðµ¨¸µ TTAK.OT-10.0288/R1 2014-12-17 °³Á¤ À¯È¿ ¾øÀ½ TTAK.OT-10.0288_R1_[1].pdf
½Ã½ºÅÛ ¼öÁØ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º ¸ðµ¨¸µ TTAK.OT-10.0288 2010-12-23 Á¦Á¤ À¯È¿ ¾øÀ½ TTAK.OT-10.0288.zip
Ç¥ÁØÀ¯Áöº¸¼öÀÌ·Â
°ËÅäÀÏÀÚ °ËÅä°á°ú °ËÅä³»¿ë
2018-05-31 °³Á¤ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º ¸ðµ¨¸µÀÇ Ç¥ÁØÈ­´Â SoC ¼³°è¿¡¼­ È°¿ëµµ°¡ ¸Å¿ì ³ôÀ¸¸ç, R1 3 ÀÌÈÄÀÇ SoC ¼³°è ±â¼ú º¯È­¸¦ ¹Ý¿µÇϱâ À§Çؼ­ R2 3ÀÌ ÇÊ¿äÇÔ
2018-05-31 °³Á¤ ¹ÝµµÃ¼ IP ÀÎÅÍÆäÀ̽º ¸ðµ¨¸µÀÇ Ç¥ÁØÈ­´Â SoC ¼³°è¿¡¼­ È°¿ëµµ°¡ ¸Å¿ì ³ôÀ¸¸ç, R1 °³Á¤ ÀÌÈÄÀÇ SoC ¼³°è ±â¼ú º¯È­¸¦ ¹Ý¿µÇϱâ À§Çؼ­ R2 °³Á¤ÀÌ ÇÊ¿äÇÔ