ÀÚ·á°Ë»ö-Ç¥ÁØ

Ȩ > ÀڷḶ´ç > ÀÚ·á°Ë»ö > Ç¥ÁØ

ÀÚ·á °Ë»ö°á°ú

°Ë»öÆäÀÌÁö·Î
Ç¥ÁØÁ¾·ù Á¤º¸Åë½Å´ÜüǥÁØ(TTAS)
Ç¥ÁعøÈ£ TTAK.KO-10.0460/R1 ±¸ Ç¥ÁعøÈ£
Á¦°³Á¤ÀÏ 2013-10-10 ÃÑ ÆäÀÌÁö 15
ÇÑ±Û Ç¥ÁØ¸í ¸¶ÀÌÅ©·ÎÇÁ·Î¼¼¼­ÀÇ È®Àå ¸í·É¾î ÁýÇÕ ±¸Á¶
¿µ¹® Ç¥Áظí Extended Instruction Set Computer Architecture of Microprocessor
ÇÑ±Û ³»¿ë¿ä¾à º» Ç¥ÁØÀº ¸¶ÀÌÅ©·ÎÇÁ·Î¼¼¼­ÀÇ È®Àå ¸í·É¾î ÁýÇÕ(EISC, Extended Instruction Set Computer) ±¸Á¶¸¦ ±ÔÁ¤Çϸç, ·¹Áö½ºÅÍ ±¸Á¶¿Í ¸í·É¾îÀÇ È®Àå ¹æ¹ýÀ¸·Î ±¸¼ºµÇ¾î ÀÖ´Ù. ¸í·É¾îÀÇ È®Àå ¹æ¹ý¿¡¼­´Â ¿ÀÇÁ¼Â °ªÀÇ È®Àå, Áï½Ã(immediate)°ªÀÇ È®Àå, ºÐ±â(¡®Branch¡¯) ¸í·É¾îÀÇ È®Àå, ±âŸ ¸í·É¾îÀÇ È®ÀåÀ» ´Ù·é´Ù.
¿µ¹® ³»¿ë¿ä¾à This standard specifies the Extended Instruction Set Computer (EISC) architecture of a microprocessor. It can extend its instructions to process some instructions those cannot be handled by the Reduced Instruction Set Computer (RISC) with fixed instruction length. This standard consists of register architecture and extension method of instructions.
°ü·Ã IPR È®¾à¼­ Á¢¼öµÈ IPR È®¾à¼­ ¾øÀ½
°ü·ÃÆÄÀÏ    TTAK.KO-10.0460R1.pdf TTAK.KO-10.0460R1.pdf
Ç¥ÁØÀÌ·Â
Ç¥Áظí Ç¥ÁعøÈ£ Á¦°³Á¤ÀÏ ±¸ºÐ À¯È¿
¿©ºÎ
IPR
È®¾à¼­
ÆÄÀÏ
¸¶ÀÌÅ©·ÎÇÁ·Î¼¼¼­ÀÇ È®Àå ¸í·É¾î ÁýÇÕ ±¸Á¶ TTAK.KO-10.0460/R1 2013-10-10 °³Á¤ À¯È¿ ¾øÀ½ TTAK.KO-10.0460R1.pdf
È®Àå¸í·É¾î ÇÁ·Î¼¼¼­ÀÇ ±¸Á¶ TTAK.KO-10.0460 2010-12-23 Á¦Á¤ ÆóÁö ¾øÀ½
Ç¥ÁØÀ¯Áöº¸¼öÀÌ·Â
°ËÅäÀÏÀÚ °ËÅä°á°ú °ËÅä³»¿ë
2017-06-09 À¯Áö SoC °ü·Ã Ç¥ÁØÀ¸·Î À¯Áö ÇÊ¿ä